

In the Claims:

1-23. (Canceled)

24. (Previously Presented) A method of forming a multiple-gate transistor, the method comprising:

providing a bulk semiconductor substrate;

forming a semiconductor fin in the bulk semiconductor substrate;

forming isolation regions on sides of the semiconductor fin;

forming a gate dielectric and a gate electrode on a portion of the semiconductor fin, the gate electrode having a bottom surface;

forming a masking layer over the isolation region and covering a lower portion of the semiconductor fin; and

forming a source region and a drain region in uncovered portions of the semiconductor fin, the source region having a source-substrate junction and the drain region having a drain-substrate junction, the source-substrate junction or drain-substrate junction being higher than the bottom surface of the gate electrode by an amount based on a thickness of the masking layer.

25. (Previously Presented) The method of claim 24 wherein the source-substrate junction and the drain-substrate junction is higher than the bottom surface of the gate electrode by a distance of between about 50 angstroms and about 500 angstroms.

26. (Original) The method of claim 24 wherein forming a semiconductor fin comprises:
forming a mask over the bulk semiconductor substrate; and
etching exposed regions of the semiconductor substrate to form the semiconductor fin.
27. (Original) The method of claim 26 further comprising removing the mask.
28. (Original) The method of claim 27 wherein the mask comprises a photoresist.
29. (Original) The method of claim 27 wherein the mask comprises a material selected from the group consisting of silicon oxide, silicon oxynitride, silicon nitride, and combinations thereof.
30. (Original) The method of claim 24 and further comprising strapping the source and drain regions with a conductive material.
31. (Original) The method of claim 24 and further comprising forming spacers on sides of the gate electrode.
32. (Original) The method of claim 24 and further comprising performing selective epitaxy on the source and drain regions.
33. (Original) The method of claim 24 wherein the semiconductor fin comprises silicon.

34. (Original) The method of claim 24 wherein the semiconductor fin comprises silicon and germanium.
35. (Original) The method of claim 24 wherein the gate dielectric comprises silicon oxide or silicon oxynitride or silicon nitride.
36. (Original) The method of claim 24 wherein the gate dielectric comprises a high permittivity material.
37. (Original) The method of claim 24 wherein the gate dielectric comprises a material selected from the group consisting of lanthanum oxide, aluminum oxide, hafnium oxide, hafnium oxynitride, and zirconium oxide, and combinations thereof.
38. (Original) The method of claim 24 wherein the gate dielectric comprises a material with a relative permittivity greater than about 5.
39. (Original) The method of claim 24 wherein the gate dielectric has a thickness of between about 3 and about 100 angstroms.
40. (Original) The method of claim 24 wherein the gate electrode comprises polycrystalline or amorphous silicon.
41. (Original) The method of claim 24 wherein the gate electrode comprises poly-SiGe.

42. (Original) The method of claim 24 wherein the gate electrode comprises a metallic nitride.
43. (Original) The method of claim 24 wherein the gate electrode comprises a metallic silicide.
44. (Original) The method of claim 24 wherein the gate electrode comprises a metal.
45. (Original) The method of claim 24 wherein the multiple-gate transistor is a triple-gate transistor.
46. (Original) The method of claim 24 wherein the multiple-gate transistor is a double-gate transistor.
47. (Original) The method of claim 24 wherein the multiple-gate transistor is an omega-gate transistor.
48. (Original) A method of forming a semiconductor device, the method comprising:
providing a silicon substrate;
etching portions of the silicon substrate to form at least one semiconductor fin;
forming a gate dielectric layer over the semiconductor fin;
forming a gate electrode layer over the gate dielectric layer;
etching portions of the gate electrode layer to form a gate electrode, the gate electrode

overlying sidewalls and a top surface of the semiconductor fin;

forming a region of material adjacent portions of the semiconductor fin not underlying the gate electrode such that a sidewall of the semiconductor fin extends above an upper surface of the region of material; and

doping the sidewall of the semiconductor fin above the region of material.

49. (Previously Presented) The method of claim 48 and further comprising forming an isolation region adjacent the semiconductor fin, the isolation region being formed after etching portions of the silicon substrate but before forming the gate dielectric layer.

50. (Original) The method of claim 48 and further comprising forming a masking material over the silicon substrate and wherein the step of etching portions of the silicon substrate is performed in alignment with the masking material.

51. (Original) The method of claim 50 and further comprising removing the masking material after the semiconductor fin is formed.

52. (Original) The method of claim 50 wherein the gate dielectric layer and the gate electrode layer are formed over the masking material.

53. (Original) The method of claim 48 wherein forming a region of material comprises depositing a dielectric layer.

54. (Original) The method of claim 48 wherein forming a gate dielectric layer comprises forming a layer of a material with a relative permittivity greater than about 5.
55. (Original) The method of claim 48 and further comprising forming an isolation region adjacent the semiconductor fin.
56. (Original) The method of claim 48 and further comprising removing the region of material after doping the sidewall.
57. (Previously Presented) The method of claim 49 wherein forming an isolation region comprises depositing an oxide material.
58. (Previously Presented) The method of claim 24, wherein the source-substrate junction or drain-substrate junction being higher than the bottom surface of the gate electrode by at least about 50 angstroms.
59. (New) The method of claim 48, wherein doping the sidewall comprises doping the sidewall in alignment with the region of material.